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ABSTRACT Current mirror is one of the key 
elements in analog circuit design. For high 
performance analog circuit applications, the 
accuracy and output impedance are the most 
important parameters to determine the 
performance of the current mirror. In this paper, a 
new current mirror is proposed to provide high 
accuracy and very high output impedance. A 
novel feedback gain stage is used to increase the 
output impedance and matching accuracy 
significantly. Moreover, the proposed new current 
mirror also has output swing similar as traditional 
two-stage cascode current mirror. 
1. INTRODUCTION 
As the current-mode approach used to analog 
circuit design [l] - [5] is gaining interest due to 
better performance. Another compelling reason 
for current-mode circuit is decreasing power 
supply voltage of digital microelectronics thus it 
suitable for mixed mode applications. In analog 
circuit design, the current mirror is widely used in 
the biasing or the loading elements. It can reduce 
the current variation due to the power and the 
temperature variation by using current mirror as 
the biasing element. Thus the current mirror is the 
key element in the analog circuit design. 
The accuracy and output impedance are the 
most important parameters to determine the 
performance of the current mirror. It can find 
many researches focus on these two points. The 
cascode current mirror [6] and the RGC current 
mirror [7] were used to increase output impedance. 
IAFCCM [8] was proposed to improve the 
accuracy. Multi-stage cascode current mirror has 
been used to achieve higher output impedance. It, 
however, suffers from low output voltage swing. 
Although the output impedance of RGC current 
mirror is much higher than that of the two-stage 
cascode current mirror, but the accuracy of the 
RGC current mirror is not good enough for high 
precision application. The IAFCCM has better 
accuracy than RGC current mirror, and the output 
impedance of IAFCCM is equivalent to the RGC 
current mirror. 
In the paper, a new high output impedance 
current mirror is proposed. The new current mirror 
is based on the RGC circuit to improve the output 
impedance and also to improve the accuracy of the 
current mirror. A novel feedback gain stage is 
used to increase the output impedance and 
matching accuracy significantly. Moreover, the 
proposed new current mirror also has output swing 
similar as the traditional two-stage cascode current 
mirror, therefore, the performance of the propose 
current is better than that of RGC and IAFCCM. 
2. DESCRIPTION OF PREVIOUS 
CIRCUITS AND THE NEW CURRENT 
MIRROR 
2.1 Previous current mirror circuits 
Fig1 Traditional current mirror 
Fig.2 Cascode Current mirror 
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Fig.3 IAFCCM 
Figure 1 shows the traditional current mirror. 
Due to the output impedance of the traditional 
current mirror is not infinite, the variation of the 
output node voltage VDsl will influence the output 
current Iout. It is a drawback in the applications of 
the analog circuits. As shown in Fig.2, the cascode 
current mirror was proposed to improve the output 
impedance, but it has the matching accuracy 
problem. 
The IAFCCM shown in Fig.3 was proposed 
to increase the output voltage swing, output 
impedance and matching accuracy [8]. Even 
though the IAFCCM improves lots of the output 
voltage swing, but the output impedance is not 
high enough. Meanwhile, the output current Iout 
still can be influenced by the output node voltage, 
2.2 The proposed new current mirror 
circuit 
Fig. 4 The proposed current mirror 
As mentioned earlier, the key parameters of 
the current mirror, the matching accuracy and 
output impedance can be improved by the 
proposed new current mirror. The schematic of the 
proposed new current mirror is shown in Fig.4. 
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Fig.5 The feedback circuit 
The MOS transistors MO, M2 and M10 are 
used as a two-stage cascode current mirror. The 
biasing MOS transistors M1 , M6, M9, M7 and M8 
are used to improve the matching accuracy of the 
cascode current mirror. Three novel negative 
feedback gain stages M3, M4 and M14 can 
increase the output impedance of the current 
mirror significantly. 
Figure 5 is the feedback circuit of the current 
mirror and “A” represents the voltage gain of each 
gain stage. The output impedance Rout of the new 
current mirror can be estimated by following: 
i = gm,, * (- J A I ~  -1). V, + gdlo *(yo - V, [21 
gmi As shown in Eq.(4) , where A z -- 
(i=3,4 and 14, respectively) , the Rout of the 
proposed current mirror is much larger than that of 
the IAFCCM which has output impedance 
gdi 
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Fig6 The I-Vcurve of the simulation result 
3. SIMULATION RESULT 
As shown in Fig.5, the node voltage VI is 
independent of Vo and can be proven as following. 
When Vo and VI are increased which decrease 
VdsI4 due to the three gain stages. The voltage 
Vds14 is connected to the gate of M10 as a 
negative feedback signal. Therefore, VI is 
decreased by the decreased Vds14. Thus, VI is 
locked by the negative feedback loop. In other 
words, the variation of Vo cannot result in the 
variation of VI. So we can obtain stable Iout. 
Meanwhile, the proposed new current mirror has 
high output impedance. 
Another factor of a good current mirror is the 
matching accuracy between Iin and Iout. In the 
proposed circuit, the MOS transistors M6, M7, 
M8 and M9 are used to match the current IMI and 
IM2, and further make VGS3 equal to VGSI. Because 
of VGS~=VGSO=VDSO and VGS3=VDS2, it is easy to 
find that VDS2=VDSO which results in Iin equal to 
Iout . 
In view the properties and advantages, the 
proposed current mirror has better current 
matching accuracy than the IAFCCM, and it will 
be proven by the HSPICE simulation results. 
The HSPICE simulation results are based upon 
0.35um lP4M CMOS process with 3.3V supply 
voltage. L=lum for all transistors except M8 and 
M9 which L=3um. W is 20um for MO M1 M2 M3 
M6 M7 M10 and W is 40um for M8 M9 to ensure 
Iout=lOOuA. W is 5um for M4 M14, W is lOum 
for M5 M11, and W is lum for M12 M13. 
Figure 6 shows the I-V curve simulation 
results of the proposed new current mirror and 
IAFCCM. The lowest line is the I-V plot of the 
input current Iin. The top line is the I-V plot of 
IAFCCM, and it shows that the output impedance 
is not high enough to avoid the influence of VDS, 
i.e. Iout will be changed under the variation of the 
output voltage Vo. The middle line is the I-V plot 
of proposed circuit, and it demonstrates that the 
output impedance of the proposed circuit is much 
higher than IAFCCM. Figure 6 also shows the 
comparison result of the accuracy. The matching 
accuracy of the proposed circuit is better than 
IAFCCM when the input current Iin=lOOuA. The 
Table.1 is the comparison result between the 
proposed circuit and IAFCCM under various input 
current. The input current is changed from 5uA to 
400uA. The proposed circuit has higher matching 
accuracy, when the input current is lower than 
400uA. Due to the MOS transist sizes of the 
567 
Authorized licensed use limited to: Tamkang University. Downloaded on March 23,2010 at 23:08:49 EDT from IEEE Xplore.  Restrictions apply. 
proposed circuit are smaller than IAFCCM, the 
matching accuracy would worse than IAFCCM 
when the input current Iin over 400uA. But the 
output impedance Rout of the proposed circuit is 
larger than that of the IAFCCM. 
Issue 
Mirroring error 
Iin=5uA 
Mirroring error 
Iin= 1 OuA 
Mirroring error 
Iin= 1 OOuA 
The proposed IAFCCM 
circuit 
0.016% 0.036% 
0.012% 0.03% 
0.001% 0.019% 
I 0.005% I 0.015% 11 Mirroring error Iin=200uA 
0.012% 
0.026% 
Mirroring error 
Iin=300uA 
Mirroring error 
Iin=400uA 
0.014% 
0.013% 
Table 1. The proposed CMperformance 
comparison with IAFCCM 
4. CONCLUSION 
In this paper, a high output impedance and 
high accuracy current mirror is proposed and 
analyzed. According to the simulation results, the 
output impedance and accuracy of the proposed 
circuit is better than IAFCCM. Obviously, the 
proposed current mirror is suitable for using in 
high linearly, high output impedance current 
output stages, and the operational amplifiers 
design. 
5. REFERENCE 
[ l ]  Song, B.G.; Chang, I.K.; Kwon, O.J.; Park, 
J.G.; Kwack, K.D. “A simulation-based 
analog cell synthesis with improved simu- 
lation efficiency” TENCON 99. Proceedings 
of the IEEE Region 10 Conference , Volume: 
2 ,  1999 Page(s): 1018 -1021 v01.2 
[2] Handkiewicz, A.; Kropidlowski, M.; 
Lukowiak, M. “Switched-current technique 
for video compression and quantization” 
ASIC/SOC Conference, 1999. Proceedings. 
Twelfth Annual IEEE International , 1999 
Page(s): 299 -303 
[3] Harb, A.; Sawan, M. “New low-power 
low-voltage high-CMRR CMOS instru- 
mentation amplifier” Circuits and Systems, 
1999. ISCAS ‘99. Proceedings of the 1999 
IEEE International Symposium on , Volume: 
6 ,  1999 Page(s): 97 -100 ~01.6 
[4] Zeki, A.; Kuntman, H. “High-output- im- 
pedance CMOS dual-output OTA suitable for 
wide-range continuous time filtering 
applications” Electronics Letters , Volume: 35 
Issue: 16 ,  5 Aug. 1999 Page(s): 1295 -1296 
[5] Nooshabadi, S.; Visweswaran, G.S.; 
Nagchoudhurhi, D. “Current mode ternary 
D/A converter” VLSI Design, 1998. 
Proceedings., 1998 Eleventh International 
Conference on , 1998 
P. E. Allen and D. R. Holberg, “CMOS Analog 
Circuit Design”. New York: Holt, Rinehart 
and Winston, 1987 Page(s):233 
Saclunger, E.; Guggenbuhl, W. “A high-swing, 
high-impedance MOS cascode circuit” 
Solid-state Circuits, IEEE Journal o f ,  Volume: 
25 Issue: 1 , Feb. 1990 Page(s): 289 -298 
[8] Zeki, A.; Kuntman, H. “Accurate and high 
output impedance current mirror suitable for 
CMOS current output stages” Electronics 
Letters , Volume: 33 Issue: 12 , 5 June 1997 
Page(s): 1042 -1043. 
Page(s): 244 -248 
568 
Authorized licensed use limited to: Tamkang University. Downloaded on March 23,2010 at 23:08:49 EDT from IEEE Xplore.  Restrictions apply. 
